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ABSTRACT
A Solid-State Ion Detector for Use in Portable Mass Spectrometry
Sadek Salman Sabbah
Department of Electrical and Computer Engineering, BYU
Master of Science
Mass spectrometry has long been used as a scientific tool in a wide variety of
applications. A portable mass spectrometer would make many of these applications faster and
more efficient. One of the key components of a mass spectrometer is its ion detection system; to
make a mass spectrometer portable, this system must be small and involve as few components as
possible.
Single ion detection has been achieved through several methods, nearly all of which are
well-known and understood. These methods, however, often require bulky vacuum and/or
cooling systems in order to achieve high sensitivity. An ion detection system that can achieve
high sensitivity under atmospheric pressure and normal temperature conditions would make
portable mass spectrometry much more feasible.
This thesis introduces a new method of detecting ions which does not require a vacuum
or cold temperatures to operate: the solid-state ion detector, or SSID. Although ion detection
using solid-state devices has been investigated previously, this work introduces metal-oxidesemiconductor field-effect transistors (MOSFETs) in a cascode configuration which acts as the
primary detector when combined with a Faraday cup and mechanical switch. This detector is
followed by a second amplifying stage which features RC-filters to help reduce noise and
improve the detector’s overall sensitivity. The detector is placed on a printed circuit board that
was designed to fit a pre-determined system. Additional power circuitry for the mechanical
switch was also designed and added to the detector circuitry.
The SSID will be most sensitive when the input capacitance is made as small as possible.
With this in mind, MOSFETs with a very low (< 1pF) gate capacitance were fabricated at BYU
for use in the SSID. The performance of these MOSFETs was compared to a commercially
available device in the same configuration. When tested, both MOSFETs had a sensitivity of
hundreds of electrons when integrated in the complete SSID circuit. The commercial MOSFET
demonstrated an estimated sensitivity of 150 electrons.
The SSID shows much promise, and suggestions are made for further improving it to
achieve even higher sensitivity levels. If made more sensitive, the next step would be to create an
array of SSID detectors to be used in a portable mass spectrometer.
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CHAPTER 1

1.1

INTRODUCTION

Overview
Mass spectrometry is a technique for analyzing chemical compounds by separating their

respective elements into ions and determining how much of each element is present in the
compound through the detection of said ions [1]. Mass spectrometers work through three main
steps:
1. Sample ionization, which breaks the sample apart into its elemental components,
2. Separation of elements by mass and charge,
3. Detection of ionized particles.
There are many applications of mass spectrometry in physics, chemistry, medicine, and other
sciences. Additional information about mass spectrometry can be found in [1]. The work of this
thesis is focused on the last step: ion detection.
There are several different methods of detecting ions, including electron multipliers,
cryogenic detectors, and Faraday cup detectors [2]. These methods and others will be
summarized in Chapter 2. Although each of the existing methods have already proven valuable
to mass spectrometry, they each also require components such as a vacuum and/or cooling
system that make them difficult to integrate into portable mass spectrometry. The goal of this
work is to develop a high-sensitivity ion detector that can operate at atmospheric pressure and
normal temperatures.
1

This thesis proposes a new tool for detecting ions in a mass spectrometer: the solid-state
ion detector, or SSID. This work is the beginning of a new project at BYU that is expected to
continue into the future. The work presented here is part of a joint project with the University of
North Carolina and SRI International, based in St. Petersburg, Florida. This thesis is original
work laying the foundation for the introduction of solid-state detectors into the field of mass
spectrometry. It will discuss current methods of ion detection, introduce SSID circuitry, review
important concepts necessary in understanding the functionality of said circuitry, discuss device
fabrication and implementation on a printed circuit board (PCB), and give the results of initial
testing. The thesis will conclude with ideas for further improving the SSID circuitry for future
integration into a mass spectrometer.

1.2

Contributions
Being the first graduate student to work on this project, I am responsible for investigating

the initial concept of solid-state ion detection, creating the first SSID devices and circuitry, and
establishing much of the groundwork for further improvements on the SSID. My contributions
include the following:
1. Testing and evaluation of existing low-capacitance MOSFETs for ultra-low
charge detection
2. Design work of new MOSFET devices for fabrication, including new
photolithographic mask designs
3. Fabrication and testing of MOSFET devices, including the adjustment of
fabrication processes in order to improve device features and characteristics for
this application
2

4. Selection and testing of commercially available components for SSID circuitry
(mechanical relays, operational amplifiers, etc.)
5. Design work and population of PCBs to be used as housing for the components of
the SSID circuitry
6. Testing, debugging, and evaluating SSID circuitry for use in ion detection
7. Introduction of additional ideas to further improve the SSID moving forward.
While this thesis represents the first published reports of the SSID circuitry, it is
anticipated that much of this work will be published in future papers when additional
improvements have been made.

3

CHAPTER 2

2.1

EXISTING METHODS OF ION DETECTION

Overview
This chapter discusses current methods of ion detection, including electron multipliers,

cryogenic detectors, ion-to-phonon detectors (IPDs), Faraday cups, and ion detection elements. It
will conclude with an introduction to the solid-state ion detector (SSID), which proposes to
overcome some of the weaknesses of existing technologies.

2.2

Electron Multipliers
Electron multipliers detect charged particles through the secondary emission of electrons

caused by a series of impacts with a surface [3]. A high voltage is applied to each surface in
order to promote electron acceleration (and subsequent additional electron emission) from stage
to stage [4]. A diagram of this process can be seen in Figure 2-1. The resulting current will then
be large enough to be amplified [4] and subsequently measured, indicating the detection of a
charged particle. This detection method has been shown to not only detect single ions and
electrons, but also photons [4]. This kind of detector comes in two types: discrete-dynode and
continuous-dynode. A discrete-dynode electron multiplier has several individual dynodes
connected together by a resistor chain (between ground and a voltage as high as 3500 volts),
resulting in each dynode having a successively higher voltage than its previous counterpart. In
the case of a continuous-dynode electron multiplier, a single resistive surface is used with a

5

voltage applied between the two ends, resulting in the desired progressive voltages. This kind of
detector may also be curved in order to ensure secondary emission (see Figure 2-2) [5].

Figure 2-1: Discrete-dynode electron multiplier, based on [5]. Secondary electron emission from stage-tostage is shown.

Figure 2-2: Continuous-dynode electron multiplier, based on [5]. Electron gains are represented by thickness
of lines.
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The microchannel plate detector (MCP) is another detector that runs on the same
principle of secondary electron emission. Instead of one multiplying channel, however, these
detectors use many channels simultaneously. These channels are connected together in parallel
with metal electrodes on the detector’s input and output. Multiple MCPs may be stacked
together, resulting in even higher electron gains than one MCP can provide on its own [6].
Electron multipliers have many strengths as well as three key weaknesses with respect to
portable mass spectrometry. They are highly sensitive, as noted in [4] and [5], being able to
detect even single charged particles. They may also be made very small, with an early
continuous electron multiplier reported to occupy only 0.001 cubic millimeters [3]. However,
these detectors must be operated in a vacuum in order to keep noise levels low (additional ions
may be generated by impact of gas molecules with the emitted electrons. This may cause an
output signal without an actual input) [7]. Additionally, these detectors require significant current
(and therefore power) to provide the needed voltages [5]. Finally, in order for an electron
multiplier to work, the incident particles must have enough energy to cause the initial secondary
emission of electrons which will result in the multiplying effect. Thus, low-energy particles will
not be detected. This energy requirement also makes it difficult to know exactly how many ions
correspond to the output signal (i.e., a single high-energy particle may produce the same output
as multiple lower-energy particles).

2.3

Cryogenic Detectors
The information in this section summarizes the important aspects of cryogenic detectors

found in [8]. Further details regarding the various kinds of cryogenic detectors, as well as testing
results of those detectors, may be found therein.
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Cryogenic detectors rely on crystal lattice vibrations (phonons) instead of secondary
electron emission to detect charged particles. This overcomes the energy requirement of electron
multipliers, but introduces a very important cooling requirement. Phonons are created when a
particle strikes the detector’s surface (called an absorber), which is connected to a sensor as well
as a cold bath. The sensor and absorber can be made as one piece that serves both functions, and
are generally deposited onto a substrate. Simply put, the sensor measures the added energy
provided by the phonons against the low-energy (cold) substrate. The substrate must be kept cold
in order to prevent phonons from being thermally created, which could drown out the desired
signal in noise.
One kind of cryogenic detector uses superconducting materials as the detection
mechanism. These detectors feature an insulating layer sandwiched between two
superconducting layers, and are called superconductor-insulator-superconductor (SIS) tunnel
junctions, or superconducting tunnel junctions (STJs). An ion hitting the surface of an STJ will
create phonons which will be absorbed by Cooper pairs (electron pairs which are weakly bound
together in superconducting materials at low temperatures). These pairs will subsequently break,
forming quasiparticles which may tunnel through the insulating layer when a voltage is applied
across the junction. The resulting current may then be measured, indicating the impact of the ion
on the detector surface. This is shown in Figure 2-3.
Hot-electron microcalorimeters are cryogenic detectors which consist of a metal attached
to a thermometer structure (see Figure 2-4). They work by measuring the temperature change in
the metal caused by the phonons which are created when a particle strikes the metal absorber.
The phonon energy causes the electrons in the metal to move more rapidly, resulting in heat.
This heat is then detected by the thermometer, which consists of a normal metal-insulator8

superconductor (NIS) tunnel junction. The NIS tunnel junction works in much the same way as
the SJTs described above, with the heat energy causing tunneling through the insulated junction
which in turn produces a measurable current.

Figure 2-3: SJT detector operation, as seen in [8]. The quasiparticles behave like electron-hole pairs, with the
electrons tunneling across the barrier.

Figure 2-4: Hot-electron microcalorimeter, as seen in [8].
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Cryogenic detectors have proven to be a valuable resource for mass spectrometry, but the
necessity of a strong cooling system may make them impractical for some spectrometry
applications such as portable mass spectrometers. Cryogenic detectors are small and should be
able to detect ions (even massive ions at slow speeds) with approximately 100% efficiency.
Additionally, they can distinguish between particles of differing charges since more charge will
result in more kinetic energy. But because these detectors are very sensitive to thermal noise,
they require temperatures at least below 10 K, which necessitates a complicated (and potentially
bulky) cooling system. This requirement alone makes cryogenic detectors unideal for portable
mass spectrometry.

2.4

Ion-to-Photon Detectors

Figure 2-5: IPD detector, based on [9].

Ion-to-photon detectors (IPDs) use a scintillator and a photomultiplier tube (PMT) to
detect ions. The scintillator is simply a piece of glass which has been air-brushed with a
10

phosphorescent material. When an ion strikes this material, photons are emitted which are then
detected by the PMT, which is placed next to the scintillator (see Figure 2-5). The PMT then
produces an output signal indicating the impact of the ion on the scintillator [9].
This simple detection system is compact and easy to use, but also suffers from greater
noise levels than MCPs. Although the PMT may be placed outside of a vacuum, the ions
themselves would still need to be placed inside a low-pressure system [9] (this will help prevent
stray particles from making contact with the scintillator, resulting in noise). As with MCPs, IPDs
are dependent on particle velocity [9], meaning that slow-moving particles may not be detected.
Despite the IPD’s advantages, we seek a solution that would not require a vacuum and that
would not be velocity dependent.

2.5

Faraday Cups
Faraday cups have been used in various fields of particle physics for some time; as such,

much of the information regarding Faraday cups is considered to be common knowledge [10]
and can be found in [10], [11], and [12]. In essence, a Faraday cup captures the charge of
incident ions and passes that charge through, behaving very much like a resistor [10].
A simple Faraday cup is seen in Figure 2-6. Although a Faraday cup does not necessarily need a
vacuum to operate, it has no gain and is therefore not very sensitive [7]. If a gain stage could be
attached to the end of a Faraday cup, it could be used as the capture mechanism of a detector in a
portable mass spectrometer (see Chapter 3).

11

Figure 2-6: A Faraday cup adapted from [11]. Graphite was used on the inside of the cup in order to
compensate for scattering effects.

2.6

Ion Detection Elements (idels)
More recently, a new idea has been developed called an ion detection element, or idel, as

described in [13] and [2]. The following information comes from those sources.
An idel consists of a “Faraday-finger,” (a flat Faraday cup) which can be connected to a
capacitative transimpedance amplifier (CTIA) with a capacitor in the feedback loop (see Figure
2-7). Also included within the feedback loop is a MOSFET used to reset the capacitor. Each
device is then connected to a multiplexer, which allows for multiple idels to be read in sequence.
This design effectively creates an array of ion detectors, each of which may be read and reset
based on the user’s needs. When an ion strikes one of the fingers, its charge is integrated on the
feedback capacitor, which may then be selected for a read operation through an analog-to-digital
converter, which reports the result. The capacitor may then be cleared of charge before it
reaches its maximum value. Using a 36 fF capacitor in the feedback loop, a single charge (1.602
x 10-19 C) will result in a 4.45 µV output. As with other methods of ion detection, this method
utilizes cooling to reduce noise (but operates at a much higher temperature than electron
12

multiplier systems: 233 K), ensuring that the system is above the amplifier’s noise floor. This
system achieved an approximate detection limit of 100 ions, as reported by the authors.
The idel system is the strongest candidate for a portable mass spectrometer discussed so
far, with two major advantages over its counterparts: first, a detector array has already been
demonstrated to work, allowing for continuous sampling and a wide detector area. Second, this
system may be operated at regular air pressure, eliminating the need of a vacuum system.
However, the idel does have one major weakness with regards to portable mass spectrometry: a
cooling system. Even though the cooling need not be as extreme as the electron multiplier, it still
requires additional space and resources.

Figure 2-7: The idel, as described in [13] and [2] .
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2.7

A Proposed Solution: Solid-State Ion Detection
In this thesis, a new detection system is introduced: the solid-state ion detector, or SSID.

The goal of the SSID is to eliminate the need for both vacuum and cooling systems while still
achieving high detection sensitivity. This method would incorporate two of the previously
discussed techniques: a Faraday cup and charge integration onto a capacitor (in this case, the gate
of a MOSFET). Like the idel, this capacitor will need to be reset (cleared of charge) in between
measurements; this will be accomplished using a mechanical switch. This detector would not
require a vacuum because it is charge-based, rather than energy based. Since the MOSFET
configuration will provide a pre-amplifying stage, no cooling will be needed to ensure operation
above the amplifier’s noise floor.
A similar idea has been undertaken in [14], which combines the concepts of a MOS
capacitor as the detection device with a CCD-based array. However, this system involves several
FETs with a rather complicated timing scheme. We wish to design the system simply, using only
two FETs in the cascode configuration as the primary detection mechanism, followed by a lownoise amplifier. It is believed, to the best of the author’s knowledge, that this is the first time
such a circuit has been reported.
It is the goal of this work to demonstrate a single SSID as a viable method of ion
detection for portable mass spectrometers. After a single device has been successfully developed
and tested for use in ion detection, it is anticipated that an array of such devices could be
constructed. The following chapters describe the initial devices, circuitry, and results of a solidstate ion detector.
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CHAPTER 3

SOLID-STATE ION DETECTOR DESIGN

This chapter covers the circuit design for a solid-state ion detector (SSID).

3.1

Overview
The SSID circuit is composed of four primary components:
1. A copper “Faraday cup”
2. A mechanical switch to ground (Reed Relay or MEMS)
3. A cascode of two MOSFETs
4. An amplifying stage

A simple diagram showing how these components are connected together can be seen in Figure
3-1. This chapter will discuss the details of the Faraday cup, mechanical switch, and amplifying
stage. The details of the MOSFET cascode will be covered by Chapters 4 and 5.

Figure 3-1: Simple diagram of SSID system.
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3.2

The Faraday Cup
In mass spectrometry, Faraday cups are often used as part of a detection system designed

to indicate the presence of ions. The basic function of a Faraday cup is to generate a charge to
detection circuitry after a charged particle (such as an electron or ion) has made contact with the
cup’s surface. Faraday cups can be made from many different materials, including copper, lead,
molybdenum, and graphite [11]. Because it is the primary material used in printed circuit boards
(PCBs), the initial choice for the Faraday cup material in the SSID circuit was copper. The initial
design of the “cup” was simply a flat square (1 mm by 1 mm) of gold-plated copper included on
the PCB, as seen in Figure 3-2. In order to prevent ions from interfering with other components
on the PCB, we isolated the Faraday “cup” on the back side of the PCB. In order to maintain an
electrical connection to the rest of the circuit elements, a plated via was placed between the two
sides of the PCB. However, this resulted in the undesired consequence that ions could potentially
pass straight through the via instead of being detected. We fixed this issue by filling the hole in
the Faraday “cup” with solder during population of the PCB (also in Figure 3-2). We surrounded
the Faraday cup with additional metal connected to ground in another effort to reduce
interference in the detected signal (see Figure 3-3).

Figure 3-2: The Faraday cup, plugged with solder.
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Figure 3-3: The Faraday cup is surrounded by a ground plane (connected on the opposite side of the PCB).

3.3

The Mechanical Switch
One of the challenges we face in ion detection is multiple detections of the same charge.

We added a mechanical switch to the SSID circuit to circumvent this problem. During the work
that has been done thus far, we have used two kinds of switches: a reed relay and a microelectromechanical (MEMS) switch. Both switches function in essentially the same way: an
applied voltage results in sufficient electrical force to cause a small cantilever to make contact
with another cantilever (in the case of the reed relay) or a metal pad (as with MEMS switchesmore information on MEMS switches may be found in [15]). This process can be seen in Figure
3-4. The switch in this circuit serves the purpose of connecting the gate of the input MOSFET to
ground in order to clear charges off the gate after they have been detected, allowing groups of
ions to be individually detected without interference from previously detected ions. Reed relays
are capable of switching at speeds between 2-4 kHz while MEMS switches can be switched at 30
kHz or faster. Our target speed for ion detection in this system is 35 kHz; as such, we have
mostly focused on MEMS switches during our work so far.
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Figure 3-4: Simple diagram of MEMS switch operation before and after voltage is applied to gate.

The primary switch we have used is Radant MEMS’ RMSW200HP, which has an onswitching time of 10 µs and an off-switching time of 2 µs, giving a maximum frequency of 83.33
kHz. This switch has gold pads for attachment to a PCB, including a pad on the bottom that we
attached to the PCB by using silver epoxy. The gate, drain, and source of the switch were wirebonded to corresponding pads on the PCB (see Figure 3-5). We connected the source of the
switch to ground, the drain to the Faraday “cup” and input MOSFET, and the gate to driver
circuitry, described in the following subsection.

Figure 3-5: The MEMS switch is mounted to the PCB using silver epoxy. Its terminals are then wire-bonded
to corresponding pads on the PCB.
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3.3.1

Driver Circuit
The RMSW200HP requires a 90-volt signal to actuate. To achieve a square wave with a

90-volt amplitude, we created a driver circuit which can be seen in Figure 3-6. A 5-volt pulse
was used to control a power MOSFET (Fairchild Semiconductor FQD19N10LTMCT-ND),
which was connected to a 90-volt DC power supply through a resistor on its drain. The output of
the power MOSFET’s drain was then connected to the MEMS switch gate.

Figure 3-6: MEMS switch power circuitry.

3.3.2

Reducing Electro-Magnetic Interference
During the course of testing the SSID circuit, it was discovered that considerable electro-

magnetic interference (EMI) was being generated by the 90-volt signal used to drive the MEMS
switch. The EMI voltage present on the switch drain caused hot-switching to occur, resulting in
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rapid switch failure- sometimes within only a few minutes of testing. Multiple steps were taken
to reduce the EMI signal being broadcast from the 90-volt pulse:
1. The driver circuitry was removed from the PCB and placed inside a grounded
metal box, or Faraday cage (see Chapter 6).
2. The copper traces used to conduct the pulse were replaced as much as possible
with coaxial cable.
3. A coplanar waveguide was designed into the PCB for the pulse. This waveguide
was designed to have a 50-ohm impedance in order to provide impedance
matching with the coaxial cable (details are given in Chapter 6).
4. Originally, the 90-volt pulse would swing between 0 V and 90 V to actuate the
switch. We discovered that it was possible to achieve actuation by using a DCbias and a smaller voltage swing, which helped reduce the EMI. The bias circuitry
was adjusted such that the pulse had a DC bias between 50-60 V with a swing
voltage of 30-40 V.
The EMI was measured on the Faraday cup with the power circuitry for the MEMS
switch running, while no other part of the SSID was operating. Prior to the above changes, the
measured EMI was between 1.5 and 2 volts; after the new design had been implemented, the
measured EMI was ≤ 50 mV, helping to extend the life of the switches. Additionally, the new
design brought the EMI down much closer to the typical input testing voltages (100 µV to 10
mV), which made distinguishing changes in output voltage easier.
It was also important to keep the input DC voltages low in order to keep the input
MOSFET “off” unless a charge was introduced. The threshold voltage of the input MOSFET
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was therefore an important parameter in the SSID’s operation, and will be discussed further in
Chapter 7.

3.4

The Amplifying Stage
The MOSFET cascode used as the first amplifying stage did not produce a measurable

change in output voltage by itself when the Faraday cup was exposed to a typical testing voltage
of 100 µV (equivalent to hundreds of ions). It was necessary to add an additional amplifying
stage to the circuit, which was achieved by including a commercially available operational
amplifier- the AD8610 made by Analog Devices, Inc. We selected this op-amp for use in the
circuit due to its very low noise characteristic of 6 nV/√Hz. It was important to use a low-noise
amplifier due to the high sensitivity we want to achieve. The op-amp circuitry was designed to
provide a gain of 100 V/V, and may be seen in Figure 3-7. Note that in addition to the input and
feedback resistors used to achieve the desired gain, capacitors are also placed in the op-amp
input and feedback circuitry. These are discussed in the following sub-section.

Figure 3-7: Final amplifying stage. The power supplies have been omitted for clarity.
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3.4.1

Filters
In an effort to reduce as much noise as possible from the SSID circuit, we used filters to

focus the output in the desired operating frequency band (roughly between 10 and 40 kHz). The
input circuitry to the op-amp included a high-pass filter which provided not only the lowfrequency corner, but also a DC block that ensured that the op-amp would not rail during
operation. The low-frequency corner can be calculated as shown in Equations 3–1 through 3–3,
using the values shown in Figure 3-7. This combination provides a suitable low-frequency corner
for the system.
f 

1
.
2RC

f lowcorner 

(3–1)

1
,
2 (33k)(560 pF )

(3–2)

f lowcorner  8.612 kHz.

(3–3)

Similarly, a low-pass filter was placed in the feedback loop of the op-amp to filter out
high-frequency noise from the system. We may again make use of Equation (3–1) to calculate
the high-frequency corner of the system:
f high corner 

1
,
2 (3.3M)(1 pF )

(3–4)

f high corner  48.23 kHz .

(3–5)

Note that both of the corner frequencies are beyond the specified limits given; this is to help
ensure that the circuit operates with little attenuation at the extreme ends of the desired
bandwidth.
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Figure 3-8: Complete SSID circuit schematic.

3.5
The Complete Circuit
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A full diagram of the SSID circuit can be seen in Figure 3-8. Note that in addition to the
parts already specified, AC-coupling capacitors of 0.1 µF were used on all of the DC-power
supplies, except for the 90-volt supply. This was to ensure that no sudden voltage spikes (such as
when the power supplies were turned on or off) would damage any of the electro-static sensitive
devices on the PCB.
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CHAPTER 4

MOSFETS AND CASCODES

This chapter discusses metal-oxide semiconductor field-effect transistors (MOSFETs)
and one of their many possible configurations, the cascode. Sections 4.1 and 4.2 contain
abbreviated information from [16], while section 4.3 applies that information to the design of a
cascode for this work.

4.1

MOSFET Basic Review
This section will briefly review the aspects of MOSFET devices that are pertinent to

solid-state ion detection. The following descriptions will be of n-type MOSFETs since these
were the only devices used during the course of this research.

4.1.1

Anatomy of a MOSFET
A cross-sectional view of a basic n-type MOSFET is seen in Figure 4-1. The typing of a

MOSFET is determined by the charge polarity of the dopant in its source and drain wells: either
(p)ositive or (n)egative. The silicon substrate of an n-type MOSFET is doped with positive
acceptor ions. Two regions of silicon oxide (SiO2) act as an electrical insulator between the
device’s metal contacts and its silicon: field oxide and gate oxide. The field oxide for the devices
created during this project was thick (typically greater than 500 nm), whereas the gate oxide was
much thinner (typically 100 nm). The gate oxide completely insulates the aluminum gate from
the device, whereas holes are etched in the oxide for the source and drain aluminum contacts.
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Figure 4-1: Cross-section of an n-type MOSFET.

4.1.2

Principles of Operation
The MOSFET is typically operated with some voltage bias on its source and drain

terminals (for a single n-type MOSFET, the source terminal is typically connected to ground
while the drain terminal is given some voltage bias). When a positive voltage is applied to the
gate of an n-type MOSFET, it causes a narrow channel of the p-type substrate beneath the gate to
invert, effectively creating an n-type channel between the source and drain wells, allowing
current to flow. The minimum voltage required between the gate and the source for this
phenomenon to occur is known as the threshold voltage, Vt. When this condition is met, the
MOSFET may operate in one of two regions: the linear region or the active region.
The region of operation is determined by the voltage difference between the drain and
source (VDS) of the MOSFET compared to the effective voltage of the MOSFET (Veff), given by
Equation 4–1,
Veff  VGS  Vt ,

(4–1)

where VGS is the voltage difference between the gate and source of the MOSFET. If VDS is greater
than Veff, the device is in the active region and the drain current is given by Equation 4–2,

26

where ID is the MOSFET drain current, µ is the electron mobility in the MOSFET channel, Cox is
the capacitance of the gate oxide per unit area, W is gate width, L is the gate length, and λ is an
output impedance constant.
ID 

1
W 
C ox  Veff
2
L

 1   V
2

DS



 Veff  .

(4–2)

This final term takes into account short-channel effects of the MOSFET when VDS is high, and is
often ignored when calculating the drain current in the active region. The transconductance, gm,
is an important parameter in determining the gain of a MOSFET amplifier and is given by
gm 

4.1.3

I D
W
 C ox 
VGS
L


Veff .


(4–3)

Small-Signal Model
The small-signal model of a MOSFET is also important to us because it provides

information for evaluating the voltage gain achieved when sending a signal through the device.
A simplified diagram of the small-signal model of the MOSFET in the active region is shown in
Figure 4-2, where parasitic capacitances and body effect have been ignored. The current flowing
through the MOSFET at low frequencies is determined by its transconductance as well as the
voltage between the gate and source, vgs. The transistor also has a small-signal output impedance,
rds, which is a function of the DC-current flowing though the transistor.
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Figure 4-2: MOSFET small-signal model.

4.2

The MOSFET Cascode
For the SSID circuit design, two MOSFETs were used in order to detect the presence of

electrical charges. In order to help improve signal performance and stability, the MOSFETs were
connected in the cascode configuration, as seen in Figure 4-3.

Figure 4-3: Diagram of two MOSFETs in cascode configuration.
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The MOSFET cascode is essentially a common-source gain stage combined with a common-gate
gain stage, with an overall gain in the active region that may be approximated by Equation 4–4
[16]:
A   g m1 g m 2 (rds1 || rin 2 )(rds 2 || R L ) ,

(4–4)

where gm1 and gm2 are the transconductances of the input and output MOSFETs respectively, rds1
and rds2 are the output impedances of each MOSFET, rin2 is the input resistance to the output
transistor as seen from the drain of the input transistor, and RL is the resistor placed on the output
MOSFET’s drain.

4.3

Cascode Design for Low Charge Detection: Low Capacitance and High Gain
For mass spectrometry, it’s important to electrically distinguish single ions from each

other. This provides a target charge of q, or 1.602 x 10-19 Coulombs. We may use Equation 4–5
to relate charge, voltage, and capacitance:
Q  CV ,

(4–5)

where Q is the total charge in Coulombs, C is the capacitance in Farads, and V is the voltage in
volts. It is clear from this equation that detecting very small amounts of charge requires that
either the capacitance or detectable voltage be very low. Sufficient voltage must be present to be
amplified and read on the output of the SSID circuit; therefore, we turn our attention to reducing
the capacitance.
The input MOSFET must be designed to have the smallest capacitance possible, while
maintaining sufficient gain. The capacitance can be reduced by either increasing the oxide
thickness or reducing the gate channel length or width. However, adjusting these parameters will
have an effect on the transconductance, and therefore the gain of the cascode stage. The situation
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is further complicated by the added capacitance of the pad needed to wirebond the gate to the
rest of the circuitry (see Figure 4-4).

Figure 4-4: Microscope image of MOSFET gate and wirebonding pad.

We may consider the total capacitance of the input MOSFET’s gate as two different capacitances
in parallel; let them be referred to as Cpad and Cg, as seen in Figure 4-5. Both capacitances will be
charged to the same voltage, Vg.

Figure 4-5: Equivalent circuit diagram of MOSFET gate and pad. The oxide thickness difference between the
two areas is also depicted.
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Typically, the gain of an amplifier is given in terms of volts per volt; in this case,
however, we are more interested in knowing how many volts will be produced per unit charge
(or volts per q) as this will allow us to simultaneously obtain an expression that allows for high
gain at very low capacitances. Knowing that the input voltage to the cascode is Vg, we may
rewrite Equation 4–4 as follows:
A

Vout
  g m1 g m 2 Rcascode ,
Vg

(4–6)

where Rcascode is the combined resistance terms from 4–4 above and has units of Ω2 (this is done
for simplicity). The “top” MOSFET’s input capacitance is not a concern as this transistor should
always be on; therefore gm2 may be ignored. However, we must substitute Equation 4–3 from
above for gm1, and by rearranging terms obtain
W 
Vout  V g C ox  Veff g m 2 Rcascode
L

W 
 V g C ox  V g  Vt g m 2 Rcascode .
L

(4–7)

Since the MOSFET’s source is connected to ground, the gate-to-source voltage of the “bottom”
MOSFET is the same as the input voltage Vg. If we assume the threshold voltage is zero and
rewrite Cox in terms of Cg, we then have
2  C g  W 
  g m 2 Rcascode
Vout  V g  
 WL  L 
2  Cg 
 V g   2  g m 2 Rcascode .
L 

(4–8)

We now make use of Equation 4–5 to write Vg in terms of charge and capacitance, as seen in
Equation 4–9. Qg is the total charge on the gate, spread across both capacitances Cg and Cpad. If
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we assume that this charge is the unit q, we may divide both sides by q to obtain an expression
for voltage gain per unit charge. Doing this and rearranging terms in Equation 4–9 yields
Equation 4–10.

Vout


Qg
 
C C
pad
 g

ASSIDCascode 

2

  Cg
 
  L2
 


 g m 2 Rcascode .



Cg
Vout
 
 C  C 2
q
pad
 g

(4–9)

 q

g R
.
 L2 m 2 cascode


(4–10)

This is the final expression for determining the output voltage per input charge of the cascode.
We seek to maximize the absolute value of this expression, and note two important aspects of
how this may be done. First, the gate length of the input MOSFET must be made as small as
possible. Second, the capacitance term must be maximized. This will occur if we design the gate
and pad such that Cg and Cpad are equal. This gives us the basis on which to design the widths,
lengths, and oxide thicknesses of both the pad and MOSFET gate (while still trying to achieve
the smallest total capacitance possible).
These results rely on the important assumption that both MOSFETs will be in the active
region. Due to the small amounts of charge that will be placed on the input gate, this may not be
the case. However, the above analysis provides a good foundation for establishing the design
parameters, discussed in the following subsection.

4.3.1

Determining Device Dimensions
While the above results give a good theoretical basis for setting MOSFET dimensions,

there are practical limitations to take into consideration. First, the IML Cleanroom’s equipment
placed a limit on the smallest gate length that could be reliably produced to 10 microns (using a
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wet etch for the aluminum). Secondly, the pad dimensions need to be large enough for good
adhesion with a wirebond. We therefore select L to be 10 microns and make the pad 100 square
microns. We now consider the well-known relation given by Equation 4–11,
C

A
t

(4–11)

,

where C is the total capacitance, ε is the electrical permittivity of the dielectric between capacitor
plates (in this case, silicon dioxide), and t is the thickness of the dielectric between the two
plates. We first calculate Cpad; using 500 nm for our field oxide thickness as discussed above,
and knowing that the relative permittivity of silicon dioxide is 3.9, we find Cpad = .690 pF.
Because we want Cg = Cpad, we may find the desired value of W by simply equating the ratios of
the capacitor areas and thicknesses:
A pad
t fieldoxide



Agate



t gateoxide

WL
t gateoxide

(4–12)

,

which then gives
W 

A pad t gateoxide
Lt fieldoxide

(4–13)

.

Using the previously mentioned value of 100 nm for the gate oxide and the other parameters
already discussed, we find an ideal value of 200 microns for W. This results in a value for Cg of
.690 pF, as we would expect. Thus the total capacitance of the MOSFET gate would be 1.38 pF.
The above calculations are, of course, for the ideal situation in which we can perfectly
fabricate the devices to these exact dimensions- which will rarely be the case. For example, the
field oxide after all fabrication steps are complete will be thinner than the initially grown 500 nm
due to consumption during the drive-in and glass etch processes (see the following chapter).
Additionally, the total capacitance given by these parameters is not significantly lower than the
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input capacitance of commercially available devices. For the results shown in this work,
MOSFETs with an overall dimension of 10 by 50 microns were used (these devices appeared to
have the best characteristics when tested- see Chapter 7); it is hoped that the resulting (smaller)
capacitance will yield a finer resolution despite possible losses in gain. If the gate length and
oxide thicknesses can be optimized to result in a smaller overall capacitance, the above
methodology may be used more directly.
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CHAPTER 5

MOSFET AND CASCODE FABRICATION

This chapter provides information on the physical design and layout of the MOSFETs
used in the SSID circuit. It also covers the fabrication process used to produce MOSFETs and
cascodes in the IML Cleanroom at Brigham Young University.

5.1

Device Design and Layout
The physical design of the MOSFETs used in this research is discussed, as well as

choices made with regards to implementing them in the cascode configuration. The layout of the
photolithographic masks used for device fabrication is also presented.

5.1.1

Commercial Devices vs. “Home-made” Devices
One of the first choices that had to be made with regards to the cascode amplifying stage

was how best to implement the stage: with commercially available parts, creating our own
devices, or combining both together. To test the overall concept of charge detection using solidstate devices, commercially available parts were initially used exclusively. In order to obtain the
best resolution (as discussed in Chapter 4), commercial MOSFETs with the lowest available gate
capacitance were purchased. These are Advanced Linear Devices’ ALD1109XX series (the
numbers represented by X indicate the threshold voltage of the devices. It was concluded that a
zero-volt threshold was needed, so the majority of devices used were ALD110900). These
devices have a typical input capacitance of 2.5 picofarads. The benefit to using these devices is
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that they are stable and easily integrated on a PCB. However, the low-capacitance was still not
sufficiently low to provide the desired resolution. For this reason, it was concluded that “homemade” MOSFETs would be created and integrated in the circuit. While these would be more
difficult and time-consuming to use in the SSID circuit, they would allow for even lower input
capacitances and therefore higher resolution. The ultra-low capacitance of the home-made
devices were not as important for the “top” MOSFET of the cascode, however, and therefore we
concluded that we would try a cascode composed of only home-made devices, as well as a
cascode with one home-made device as the “bottom” MOSFET and an ALD110900 as the “top”
MOSFET. Additionally, some work was done in creating and evaluating a new device referred to
as the “cascode-in-one,” discussed in a section below.

5.1.2

Photolithographic Mask Design and Layout
For the MOSFET fabrication process used during the course of this research, four

photolithographic masks were needed:
1. A mask for etching the field oxide to create the source and drain wells,
2. A mask for etching the field oxide to create the gate oxide region,
3. A mask for etching gate oxide to create the source and drain contacts,
4. A mask for etching the metal to define the gate, source, and drain contacts.
Each mask was designed to create MOSFETs with various dimensions for testing. The devices
were placed in a grid such that each device took up a total space of 3 mm by 3 mm after being
diced. Lines were placed on the final mask in order to make dicing the devices easier. Each mask
was designed for use with positive photoresist (AZ3330); the first three masks are “dark-field”
masks while the last mask is a “clear-field” mask (doing the metal mask this way made it easier
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to define the metal contacts for the MOSFETs. As a result, this final mask had to be designed
with any text printed backwards in order to make sure the text was printed normally on the wafer
after processing).
The masks were designed to create MOSFETs of various dimensions in a repeating
pattern, covering a 4-inch silicon wafer. After various sizes of devices had been created and
tested, it was determined that the final set of devices used in this research would have gate
lengths of either 10 or 20 microns, with gate widths of 50, 100, 200, 300, and 400 microns.
Images of the masks used can be seen in Figures 5-1 and 5-2 below.

Figure 5-1: Photolithographic masks: source/drain wells (a), gate oxide (b), source/drain contacts (c), and
metal etching (d). The lighter colored areas show where chrome is on the masks. The images shown are for a
10 x 50 micron device.
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Figure 5-2: Photograph of metal etch mask. Each grid space is 3 x 3 mm. The various device sizes can be seen
as well.

In addition, each mask would need to have a series of alignment marks to be used to
properly align each device feature during the fabrication process. A set of alignment marks
previously created for other projects done at BYU were used for this purpose.

5.2

Device Fabrication Steps
This section describes the processes used to create the MOSFETs integrated in the SSID

circuit during the course of this research. The recipes used for photoresist exposure/developing
as well as oxide growth/dopant drive-in are found in Appendix A.

5.2.1

Field Oxide Growth and Etching
To begin fabricating these devices, device wafers that had been pre-treated with p-type

dopant were obtained and placed in the Bruce Furnace in the IML Cleanroom at Brigham Young
University to grow field oxide. This was done using the wet oxide recipe, with a target oxide
thickness of approximately 520 nm. After this process had been completed, AZ3330 photoresist
was spun onto the wafers before being exposed in the Karl-Suss Aligner through Mask 1. The
wafers were then dipped in buffered hydrofluoric acid (BHF) until the oxide had been
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completely removed from the source and drain regions. The remaining photoresist was removed
with acetone. This process (seen in Figure 3) defined the source and drain wells of the devices.

Figure 5-3: Field oxide growth and etching.

5.2.2

Source/Drain Doping and Drive-In
The source and drain were then doped using a phosphorous-based spin-on-glass (SOG)

solution at approximately 2000 RPM for 20 seconds. The wafers were then placed in a vacuum
oven set to approximately 140 °C for at least an hour. This process drives out the solvents from
the SOG and prepares the wafers for the drive-in steps, which were then done in the Bruce
Furnace. The drive-in consumes some of the field oxide and causes a layer of glass to form on
top of the wafers that must be removed (in BHF acid) before processing can continue. In order to
determine the correct glass etch time, the wafers were processed with an additional dummy
wafer that had been doped and placed in the furnace with the device wafers. This dummy wafer
was then placed in BHF acid until the acid would “sheet” off of the wafer, yielding a dry
appearance and indicating that the glass had been completely etched. The time it took for this to
happen was noted, and the device wafers were placed in the BHF acid for the same amount of
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time (plus an additional 10 percent to ensure a complete etch). These steps are shown in Figure
5-4 below.

Figure 5-4: Dopant application and drive-in.

Figure 5-5: Gate oxide growth and definition of contact areas.
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5.2.3

Gate Oxide Growth and Source/Drain Contacts
After the glass had been etched away, photoresist was again spun onto the wafer, exposed

to UV light through Mask 2, and developed as before. The wafers were again dipped in BHF
acid to etch away remaining oxide in the active region in preparation for gate oxide growth. The
wafers were then placed in the Bruce Furnace to grow approximately 100 nm of dry oxide on top
of the active region. The photolithographic process was again repeated using Mask 3, followed
by another BHF etching step, providing contact holes for the metal to the source and drain. These
steps are seen in Figure 5-5 above.

5.2.4

Metal Deposition, Etching, and Annealing
The last steps in the fabrication process were to deposit, pattern, and anneal the metal

contacts for the devices. With the contact holes defined, the wafers were placed in the thermal
evaporator and coated with an aluminum layer on the top side of the wafer. The target thickness
for this layer was 1 micron, and was deposited with a target deposition rate between 10 and 15
Angstroms per second. This aluminum layer is thicker than normal for other MOSFET devices
created at BYU; the reason for this adjustment was to provide an easier bonding surface when
wirebonding the devices on the PCB. The photolithographic process was again repeated using
Mask 4, followed by etching in aluminum etch (composed primarily of phosphoric and nitric
acids) until the excess metal had been completely etched away (indicated by an absence of white
bubbles on the wafer). In order to provide a good etch rate with an even etch across the whole
wafer, the aluminum etchant was heated to 50 °C prior to etching and gently mixed during the
etching process. The last step was to evaporate aluminum on the back side of the wafer to
provide a better electrical contact to the device substrate. Prior to doing this, the front side of the
wafer was covered in a layer of photoresist to protect the devices from contamination while in
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the thermal evaporator. This photoresist was hard-baked in order to help prevent sublimation in
the evaporator. The wafers were again placed in the thermal evaporator and an aluminum layer
with a target thickness of 300 nm was deposited on the back side of the devices. The photoresist
was then removed by soaking the wafers in acetone, after which the wafers were placed in the
Bruce Furnace for metal annealing. This was done at a temperature of 450 °C for five minutes,
which had previously been determined to provide good contact resistance to the devices. These
steps are shown in Figure 5-6 below, with the last image depicting the completed device.

Figure 5-6: Aluminum deposition and etching.
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5.2.5

Testing, Dicing, Mounting, and Wirebonding
After being fabricated, the devices were tested in order to determine which devices were

to be used (these results are discussed in Chapter 7). When the desired devices had been
identified, they were diced using the Disco DAD 320 dicing saw in the IML cleanroom. A
microscope image of a completed device can be seen in Figure 5-7.

Figure 5-7: Completed MOSFET device with wirebonds.

The devices were attached to the PCBs using silver epoxy between the PCB’s gold surface and
the aluminum-coated substrate of the devices. After the epoxy had set, the contacts for the
MOSFET gate, source, and drain were attached to corresponding traces on the PCB using gold
wire via the cleanroom’s wirebonder (details of the PCB and the final device placement are seen
in Chapter 6).

5.3

The “Cascode-in-One” Design
Before creating and testing the devices described above, an attempt was made to create

self-contained cascodes using the same processes described in this chapter. These devices
combined two MOSFETs into the cascode configuration, with the drain of the “bottom”
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MOSFET being connected to the source of the “top” MOSFET by the same n-doped well (see
Figure 5-8 below). These devices had four metal contacts for the “bottom” source, “bottom”
gate, “top” gate, and “top” drain. A completed device can be seen in Figure 5-9, with wirebonds
extending to contacts on a PCB. This “cascode-in-one” design was discontinued after testing
revealed that these devices did not work as desired, likely due to the body effect (the two devices
shared a common substrate- without a way to connect the “top” source to its own electrically
isolated substrate, the body effect had an impact on device performance). As a result, this design
was discontinued during the remainder of this research.

Figure 5-8: Cross-section of "cascode-in-one" device.

Figure 5-9: Microscope image of completed "cascode-in-one" device.
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CHAPTER 6

PRINTED CIRCUIT BOARD DESIGN AND LAYOUT

This chapter provides details for the printed circuit board (PCB) used to house the SSID
circuitry.

6.1

Overview
The SSID circuitry is required to fit into a small space and must be mountable to a pre-

determined system. A PCB was determined to be the best housing method for the circuitry,
especially as home-made silicon devices would be included in the circuitry. It was also desirable
to design the PCB to allow testing for multiple cascode configurations (using either two homemade devices, or a combination of one home-made device and one commercial device).
Additionally, in order to prevent “stray” charges from coming into contact with any part of the
system other than the Faraday cup, the PCB would need to feature two metal sides: one for the
Faraday cup and a surrounding ground plane, and one for the remainder of the SSID circuitry.
The details of the PCB design process and end results are discussed below.

6.2

Design and Layout
Because the SSID circuitry is intended for use in pre-existing systems, a number of

design parameters were already determined by our partners. First, the PCB itself had to fit within
a 3 inch by 3 inch space. Secondly, four mounting holes with a 0.125 inch diameter had to be
placed in a square pattern, with the centers of each hole placed 1.4 inches apart from each
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adjacent hole. Finally, the Faraday “cup” needed to be approximately centered on the back side
of the PCB. However, in order to connect the Faraday cup from the back side of the PCB to the
front side, the decision was made to use a plated via (to be later filled with solder) from one side
of the PCB to the other. Additionally, a grounded plane of metal surrounded the Faraday cup in
order to capture stray charges (those that did not make contact with the Faraday cup). This was
done in an effort to improve the overall signal-to-noise ratio (SNR) of the SSID circuit.
It was determined that the circuitry could fit in a space of approximately 2.05 inches by
1.65 inches. This size has remained fixed during the various revisions of the PCB. An image of
the outline of the PCB along with the mounting hole placements can be seen in Figure 6-1 below.
The thickness of the PCB was set to .062 inches.

Figure 6-1: PCB dimensions and mounting holes. The grid shown has 0.5 inch spacing. Image taken in
EAGLE PCB Software, product of CadSoft Computer 19620 Pines Blvd. Pembroke Pines, FL 33029.
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A solder mask was used to cover all top-side metal that would not be used for soldering
on components; in addition to providing a place to label components and voltage pads, the solder
mask also covered the metal traces, providing additional protection from stray charges.
Before transitioning to a MEMS switch as described in Chapter 3, the first versions of the
SSID PCB included space for a reed relay (instead of the power circuitry and MEMS switch,
which are much more expensive and difficult to implement on a PCB). These versions of the
PCB were primarily used during conceptual testing of MOSFETs as charge detectors; once the
concept was determined to be worth pursuing, the faster MEMS switches were incorporated into
the PCB design along with the necessary power circuitry. Early versions of the PCB were also
designed to work with either a home-made MOSFET or a commercial MOSFET for each
component of the cascode; the ability to choose between either device was added in the most
recent versions of the PCB.

6.2.1

Initial Design: Full SSID on PCB
The initial top-layer design for the PCB can be seen in Figure 6-2. This version of the

PCB incorporated the complete SSID circuit, including the power circuitry needed to drive the
MEMS switch. The PCB included nine pads for soldering on wires that would be used to provide
the necessary voltages for circuit operation, as well as one wire to be used to read the output of
the circuit. Additionally, small pads were created for wirebonding the home-made devices as
well as the MEMS switch to the rest of the circuitry. A completed PCB populated with all
necessary components can be seen in Figure 6-3.
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Figure 6-2: PCB layout of complete SSID (from EAGLE).

Figure 6-3: Complete SSID on PCB with testing wire on Faraday cup.
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6.2.2

Revised Design: Separating Power Circuitry from PCB
Testing of the full SSID on PCB revealed that considerable electromagnetic interference

(EMI) was being generated by the 90 volt pulse used to drive the MEMS switch, creating a
voltage spike that would appear at the output of the overall circuit during operation (see Chapter
3). Although this spike did not impact the performance of the circuit when exposed to charges on
the Faraday cup, it did cause the MEMS switch to become hot-switched, leading to failure after
very short operation times (this included nearly instantaneous failures). We determined that
reducing the EMI would yield longer operation times for the system. Part of these efforts
included removing the MEMS switch power circuitry completely from the PCB itself, in addition
to using coaxial connections for the 90-volt trace on the PCB.
In order to provide impedance matching between the coaxial connector and the 90-volt
trace on the PCB, this trace was designed to be part of a coplanar waveguide (Figure 6-4). We
designed the waveguide using a calculator based on the following parameters: εr, the relative
permittivity of the substrate (FR4); t, the thickness of the conducting material; s, the width of the
trace carrying the pulse; w, the width of the gap between the conducting trace and adjacent
grounded planes; and h, the thickness of the substrate. The design equations for a coplanar
waveguide can be found in [17]. To match a 50-ohm impedance as closely as possible, the
parameters in Table 6–1 were used. After this design had been completed, we determined to
provide further protection from EMI by surrounding the conducting trace with other grounded
traces, including a grounded pad located beneath the waveguide (see also Figure 6-11). It has
since been noted that adding this ground plane beneath the waveguide changed its impedance
since different equations apply to coplanar waveguides with a grounded substrate [18].
Nevertheless, this design significantly reduced the EMI found on the MEMS switch drain.
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Figure 6-4: Coplanar waveguide on PCB (see [17]).

Table Chapter 6–1: Coplanar waveguide parameters.

Parameter

Value

εr

4.8

t

~ 1 µm

s

1.43 mm

w

.18 mm

h

1.5875 mm

Z

49.09 Ω

The resulting top-layer for the PCB can be seen in Figure 6-5. It must also be noted that
the voltage connection for the “bottom source” was also removed in this version of the PCB; it
was determined that this voltage should be set to ground, and therefore another connection would
not be necessary. A completed and populated PCB can be seen in Figure 6-6.
The MEMS switch power circuitry was placed on prototyping board, which was in turn
placed inside a grounded metal box (Faraday cage) with the needed inputs and output. This was
done to further reduce the EMI seen from the 90-volt signal. The power circuitry and its housing
can be seen in Figures 6-7 and 6-8.
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Figure 6-5: PCB layout for SSID without power circuitry (from EAGLE).

Figure 6-6: Populated PCB for SSID without power circuitry.
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Figure 6-7: MEMS switch power circuitry inside housing.

Figure 6-8: Power supply circuitry box with coaxial inputs and outputs.

6.2.3

Design for Capacitance Reduction
In order to obtain the highest charge sensitivities possible with the SSID circuit, it was

important to take capacitance into consideration in the design of the PCB. Early versions of the
PCB included an extensive ground plane on the bottom side (see Figure 6-9). It was determined
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that using this excess material was adding extra capacitance to the gate pad for the “bottom”
MOSFET in the cascode. As a result, the ground plane was significantly reduced in the latest
iterations of the PCB (see Figures 6-10 and 6-11). Additionally, the pads for connecting the
Faraday cup to both the MEMS switch and the “bottom” gate were reduced in area, and the
MEMS switch and bottom MOSFET were placed as closely as possible to the Faraday cup in
order to reduce the trace length between the devices.

Figure 6-9: Initial PCB backside design.

Figure 6-10: PCB backside design for reduced capacitance.
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Figure 6-11: Final PCB backside design for reduced capacitance and EMI shielding.

6.2.4

Material Choice and Design for Wirebond
Gold wirebonds were used to attach the MEMS switch and homemade MOSFET pads to

their corresponding traces on the PCB. As a result, the copper areas of the PCB were given a
gold coating in order to facilitate wirebonding.
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CHAPTER 7

TESTING AND RESULTS

This chapter discusses the testing setups and results of the SSID circuitry and its
components.

7.1

MOSFET Testing
Because they are the primary detection mechanism in the SSID, it was important to test

MOSFETs before implementing them within the complete SSID circuitry. Due to imperfections
in the fabrication process, not all MOSFETs had ideal behavior (and many failed to work at all).
Among the devices that worked, it was also important to identify MOSFETs that had the greatest
transconductance, gm (see Chapter 4). Due to the high volume of devices that were fabricated,
testing and results will be discussed for only a few devices, with the same procedures having
been applied to devices in general.

7.1.1

MOSFET Test Design
The characteristic MOSFET curves are obtained by holding the source and substrate

connections constant (typically to ground) while gradually increasing the drain-to-source
voltage, VDS, and measuring the current flowing through the MOSFET drain, ID. This process is
repeated for various gate-to-source voltages, VGS. Likewise, the threshold voltage of the device is
obtained by holding VDS constant while sweeping VGS and determining the point where the drain
current begins to increase. A diagram of this setup can be seen in Figure 7-1. The required
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voltages were applied to the gate and drain contacts of the MOSFETs through probes that had
been placed with the aid of a microscope. After the ID vs. VDS curves are plotted for various VGS,
the transconductance can be determined by the ratio of change in drain current to change in gateto-source voltage [16]. Our goal was to find the devices with the highest transconductance and
highest voltage gain per unit charge (described in Chapter 4), but still having low capacitance.
Based on these parameters, we determined that MOSFETs with a gate length of 10 microns and
gate width of 50 microns were most ideal among those fabricated during the course of this
research.

Figure 7-1: Test setup for MOSFET curves.

7.1.2

MOSFET Test Results
A sample of the MOSFET ID vs VDS curves for the fabricated devices can be seen in

Figure 7-2. Each device was tested at several gate voltages with a VDS sweep between 0 and 20
volts. Devices 1, 2, 3, and 4 represent transistors with promising characteristics, whereas Devices
5 and 6 are examples of those which do not. The IDS vs VGS curves (used to determine the
threshold voltage) for the good MOSFETs are seen in Figure 7-3.

56

Device 1

Device 2

9.0
8.0
7.0
6.0
5.0
IDS (mA)
4.0
3.0
2.0
1.0
0.0

VGS = 6V

5.0

VGS = 6V

4.0
VGS = 4V

IDS (mA)

VGS = 2V
VGS = 0V
VGS = -2V

0.0

5.0

10.0 15.0
VDS (V)

VGS = 4V

3.0
2.0

VGS = 2V

1.0

VGS = 0V
VGS = -2V

0.0
0.0

20.0

5.0

Device 3

15.0

20.0

Device 4

6.0

6.0
VGS = 6V

5.0
4.0

VGS = 6V

5.0
4.0

VGS = 4V

IDS (mA) 3.0

VGS = 4V

IDS (mA) 3.0

2.0

VGS = 2V

2.0

VGS = 2V

1.0

VGS = 0V

1.0

VGS = 0V

VGS = -2V

0.0
0.0

5.0

10.0

15.0

VGS = -2V

0.0

20.0

0.0

5.0

VDS (V)

VGS = 6V

20.0

2.5

VGS = 4V

2.0
1.5
1.0

VGS = 2V

0.5

VGS = 0V
VGS = -2V

0.0
10.0

15.0

VGS = 6V

4.5
4.0
3.5
3.0
2.5
IDS (mA)
2.0
1.5
1.0
0.5
0.0

3.0

5.0

15.0

Device 6

3.5

0.0

10.0
VDS (V)

Device 5

IDS (mA)

10.0
VDS (V)

VGS = 4V
VGS = 2V
VGS = 0V
VGS = -2V

0.0

20.0

5.0

VDS (V)

10.0
VDS (V)

Figure 7-2: MOSFET I-V curves for selected devices.
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15.0

20.0

Only a few of the devices tested were found to be suitable for ion detection- in order to detect
very small amounts of charge, the devices needed to have a threshold voltage less than or equal
to 0 volts. Of the devices shown in Figure 7-3, only Devices 1, 3, and 4 clearly demonstrate this
behavior.
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Figure 7-3: Threshold voltage plots for selected MOSFETs.
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1.0

The transconductances of the tested MOSFETs were calculated and compared to each
other, as seen in Figure 7-4 below. The devices that had both a high transconductance and a zerovolt threshold voltage were ultimately selected for use in the complete SSID system; based on
these criteria, Devices 1 and 4 were selected for use and Device 3 was a backup candidate.
Device 2 was not selected.
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Figure 7-4: Transconductance values for selected devices.

7.2

SSID Circuit Testing
Testing the complete SSID circuitry was done using multiple setups and procedures,

including tests done by SRI International and the University of North Carolina at Chapel Hill.
All tests involved the use of an oscilloscope to measure the output response to various inputs.
The following subsections describe the test designs used at BYU and their results.
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7.2.1

Test Design for SSID Circuitry
Before a reliable PCB for the SSID circuitry could be created, extensive testing of its

individual components was done using breadboards, facilitating the exchange of various parts as
needed. Three breadboards were used: one for each “section” of the SSID circuitry (input and
MEMS switch, MOSFET cascode, and final amplifier- see Chapter 3). In order to test the
functionality of the MEMS switch as part of this circuitry, we attached various switches to a
gold-plated ceramic housing that had leads which could be plugged into a breadboard (see Figure
7-5). The same housings were used to interface our home-made MOSFETs with a breadboard.
The commercially available MOSFETs and operational amplifiers were soldered onto testing
PCBs along with interfacing pins. Wires with banana jacks were included for attaching the
circuitry to the required power supplies. The complete breadboard setup can be seen in Figure 76.

Figure 7-5: MEMS switch attached to gold-plated ceramic housing.
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Figure 7-6: Complete breadboard test setup.

After the proper parts were determined through the breadboard tests, the PCBs were
designed, ordered, and populated (see Chapter 6). Because we did not have access to a reliable
electron source, the PCBs were tested by placing a small voltage on the Faraday cup (through the
use of a temporary testing wire) and measuring the change in output voltage for various input
voltages. Qualitative testing of the PCB in the presence of ions was done by pointing a
commercially available air ionizer at the Faraday cup and observing the changes in output
voltage.

7.2.2

SSID Circuit Testing Results
One of the goals of this work was to compare different combinations of MOSFETs in a

cascode configuration to determine which pairing would yield the most sensitivity when exposed
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to ions. Namely, we sought to compare the impact of the input (or “bottom”) MOSFET when
combined with a commercially available part on the output (or “top”) MOSFET.
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Figure 7-7: Results of SSID circuitry with ALD110900 cascode.

The first test involved combining two commercially available MOSFETs (both
ALD110900, as discussed in Chapter 3) in a cascode. The Faraday cup was connected to
voltages ranging between 0 and 100 µV, with the mechanical switch operating at 500 Hz; the
results are seen in Figure 7-7 (this figure represents one full period of the signal). Because this
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was an earlier version of the circuitry, considerable averaging had to be used on the oscilloscope
to filter out noise; however, it is clear from the results that this circuitry was able to detect
voltage differences of 10 µV. From the datasheet for the ALD110900, we know that the overall
input capacitance of the MOSFET is approximately 2.5 pF; using Equation 4–5 and the fact that
q = 1.602 x 10-19 Coulombs, this version of the SSID circuitry has an approximate sensitivity of
150 ions.
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Figure 7-8: Results of SSID circuitry with homemade MOSFET in cascode with ALD110900.
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The results for the SSID circuitry with a cascode composed of one homemade MOSFET
as the input device and one ALD110900 as the output device are shown in Figure 7-8. Here, the
applied voltage was varied between 0 and 500 µV, with the MEMS switch operating at
approximately 15 kHz. These measurements were taken with a newer version of the PCB which
had the power MOSFET circuitry separated from the rest of the PCB, using a coaxial connection
to connect the two together (see Chapter 6). To determine the ion sensitivity of this version of the
SSID circuit, we must calculate the estimated capacitance of the input MOSFET’s gate, Cg, and
the capacitance of the pad used to connect it to the PCB, Cpad (discussed in Chapter 4). It is
assumed that the field oxide thickness is approximately 500 nm and the gate oxide thickness is
approximately 100 nm. As discussed in Chapter 4, the pad area is 100 square microns, with the
gate area being 10 by 50 microns. Using Equation 4–11, we find that Cg is 0.172 picofarads and
Cpad is 0.691 picofarads, resulting in a total capacitance of 0.863 picofarads. The theoretical
sensitivity of this SSID circuit is therefore approximately 540 ions. However, the field oxide
thickness is likely smaller than the assumed value due to the drive-in and glass etching steps (see
Chapter 5). The resulting sensitivity would therefore be lower- likely between 650 and 800 ions.
These results allow us to make comparisons between the two versions of the circuitry.
First, the SSID circuit using two ALD110900 devices appears to be more sensitive and more
stable. Due to the commercial nature of these devices, it is anticipated that fewer problems will
arise due to exposure to electrostatic discharge, fabrication inconsistencies, etc. than will occur
with home-made devices. However, the home-made devices show greater potential for increased
sensitivity as the device parameters (oxide thickness, gate length and width, etc.) may be
changed from generation to generation, allowing us to further reduce their capacitance. If the
input capacitance of the home-made MOSFETs can be reduced to 0.1 pF and if the circuit noise
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can be reduced so as to allow for a distinguishable difference in output voltage under 10
microvolt changes on the input, the theoretical detection limit of the circuitry would be 10 ions
or fewer.
A graph showing the relationship between input capacitance and the electron sensitivity
of the SSID can be seen in Figure 7-9.
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Figure 7-9: Electron sensitivity vs. input capacitance, measured using an early version of SSID circuitry.

These data were collected using an early version of the SSID circuitry which had not yet been
optimized for greatest sensitivity. MOSFETs with various input capacitances were tested as
described in this chapter, and their smallest detectable input voltages were converted to their
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equivalent theoretical electron detection limits. Regardless of the fact that this version of the
SSID had yet to be optimized, a clear trend showing greater sensitivity with smaller input
capacitances has been experimentally shown.
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CHAPTER 8

8.1

CONCLUSION

Summary
From the results of the research demonstrated in this work, we may conclude that

performing ion detection with solid-state devices in such applications as mass spectrometry
shows much promise. Low-capacitance MOSFETs (home-made and commercial) were arranged
in a cascode configuration and integrated into circuitry featuring four primary components: a
Faraday “cup,” a MEMS switch, the cascode amplifying stage, and an operational amplifier with
filtering circuits. This circuit was implemented on a PCB designed to reduce both capacitance
and noise while fitting within pre-determined parameters. The circuitry was tested at Brigham
Young University, SRI International in St. Petersburg, Florida, and the University of North
Carolina in a collaborative effort. An estimated resolution of 150 ions has been demonstrated,
and it is believed that this resolution will continue to improve with further modifications to both
the MOSFET devices created during this work and the overall SSID circuitry shown herein.

8.2

Future Work
The research shown in this work represents the first attempts to create a detection system

for ions from solid-state devices; as such, there are many improvements that can still be made.
Many of these are discussed in the following subsections.
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8.2.1

Further Reduce Capacitance
Greater detection resolution will be achieved if the overall capacitance of the input

MOFSET gate (and connected components) can be further reduced. The devices used in this
work had a capacitance between 0.5 and 1.5 picofarads (for the homemade devices), and 2.5
picofarads for the commercially available devices. This capacitance reduction can be achieved in
multiple ways, all involving the device dimensions of the MOSFET.
First, the gate length and width can be reduced. We are particularly interested in
shrinking the gate length, as the overall gain of the cascode can be maintained even when the
length is shortened. The MOSFETs in this work predominantly had a gate length of 10 microns;
this number was used as it was believed to be the smallest reliable feature size that could be
produced in the cleanroom at Brigham Young University. However, this was primarily due to
using an aluminum etch in order to define the gate region (the wet etch process has the tendency
to undercut the aluminum, particularly when thicker aluminum layers are used, as is the case
when facilitating wirebonding). Alternatively, a “lift-off” method of defining the aluminum
contacts for the MOSFET could be used that may result in smaller achievable gate lengths. This
could be accomplished by placing a layer of photoresist over the devices before the aluminum
deposition, with the photoresist patterned on the silicon wafer except for where the metal
contacts are to be defined. After the aluminum deposition, the wafer could be placed in acetone
for a sufficient amount of time for the acetone to dissolve the photoresist underneath the
aluminum, simultaneously removing the excess aluminum from the devices (see Figure 8-1). In
this method, the primary limiting factor in reducing the gate length is how cleanly photoresist
lines can be patterned using the existing cleanroom equipment.
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Figure 8-1: Lift-off process for defining metal contacts.

Secondly, the field oxide and gate oxide thicknesses could be increased. This is the most
straightforward way of reducing gate capacitance, but it also comes with its own challenges. The
additional time needed to grow thicker oxide layers in the furnace is considerable. However, the
primary challenge is etching through thicker oxide layers while simultaneously avoiding
undercut. The wet-etch method described herein will likely cause significant undercut when used
for thicker oxides, which could be particularly problematic when trying to define the source and
drain doping regions described in Chapter 3. A dry-etch recipe would likely be needed in order
to use a significantly thicker field oxide while maintaining a small gate length. A thicker field
oxide would also require more careful monitoring of the aluminum deposition, since a thicker
oxide may cause the aluminum to “break” over the transition from field oxide to gate oxide.

8.2.2

Resolve MEMS Switch Failures
The primary failure mode of the circuit described herein is the MEMS switch. As

described in Chapter 6, hot-switching can cause “stuck open” and “stuck closed” conditions, and
these were observed frequently. Even after EMI reduction, the MEMS switches continued to fail
within very short operation times (less than an hour of operation, at best). It is likely that a new
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switch will need to be obtained (or possibly created at BYU), or that a new method of switching
detected charges off the Faraday cup will need to be found.

8.2.3

Protect Devices from Electrostatic Discharge (ESD) and Protect Wirebonds
Another cause for failure of the SSID is that the home-made MOSFETs and MEMS

switches are exposed on the PCB. Some attempts were made at overcoming this issue by
covering these devices in epoxy, but this seemed to cause the wirebonds connecting the devices
to the PCB to break. An alternative solution is necessary, such as a small, mountable metal box.
This would additionally help prevent ESD from damaging these devices. These metal boxes are
commercially available, and it should be possible to arrange the PCB layout in such a way as to
mount the boxes directly over the sensitive components.

8.2.4

Improve Signal-to-Noise Ratio (SNR)
Greater sensitivity will be gained by improving the SNR of the circuitry. Many of the

suggestions given above will likely help improve the SNR, but additional steps will probably be
necessary. Some suggestions include the following:
1. Evaluate other operational amplifiers for a lower noise specification.
2. Where possible, reduce connection wire lengths and trace lengths on the PCB.
3. Find a switch requiring a low-voltage swing for actuation (this will help reduce
EMI in the circuit).
4. Identify all sources of noise and apply additional filtering where possible.
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8.2.5

Create a Detector Array
In order to truly be useful in a mass spectrometer system, it will be necessary to

incorporate multiple SSIDs into an array so that multiple varieties of ions may be detected and
distinguished from each other. However, it will still be important to maintain a relatively small
design in order to work within the existing systems being developed. In order to achieve this, it is
suggested that the Faraday “cup” and MOSFET gate be incorporated together, with the metal pad
for the MOSFET gate acting as the cup, and the ion stream being shot directly at the MOSFETs.
This will likely require an additional layer of photoresist to be added to the rest of the MOSFET
in order to prevent ions from coming into contact with other parts of the device (and thus
resulting in noise or other undesirable behavior). An array of such devices could easily be
fabricated on one silicon wafer. The challenge is to connect this array to as little additional
circuitry as possible in order to keep the overall circuitry compact. It may be possible to achieve
this using a multiplexer or similar architecture to select a different element of the array one at a
time, read the charge on that particular element, clear that charge, and move on to the next
element. This will pose the greatest challenge in developing SSID circuitry for use in a system
where it is necessary to detect more than one kind of ion.
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APPENDIX A.

FABRICATION RECIPES

The photolithography recipe used in this research is given, along with the oxide growth
and dopant drive-in recipes used for the Bruce Furnace.

A.1 Photolithography Using AZ3330 Photoresist
The primary photoresist used during the course of this research was AZ3330. The steps
taken to use this resist are as follows:
1. Spinning Photoresist onto the Wafer
a. Dehydration bake the wafer(s) for 5-10 minutes at 150 °C in cleanroom
oven (this helps with photoresist adhesion).
b. Place wafer on chuck of Laurell Spinner and turn vacuum on.
c. Place 3 drops of HMDS (adhesion promoter) on center of wafer and spin
at 5000 rpm for 1 minute.
d. Place 40-45 drops of AZ3330 on center of wafer and spin at 5000 rpm for
1 minute.
2. Soft-bake wafer on hot plate heated to 90 °C for 1 minute.
3. Exposure to UV Light
a. Allow wafer to cool; place in Karl-Suss aligner with desired mask.
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b. Expose wafer through mask to UV light at 175 watts for 9-10 seconds.
4. Develop Photoresist in 300MIF
a.

Remove wafer from aligner and develop in 300MIF until photoresist runs
from desired areas (15-30 seconds was typical).

b. Rinse wafer and blow dry with nitrogen air.
5. If pattern successfully developed, hard-bake wafer at 110 °C for 1 minute.
6. Prior to etch, place wafer in PE2 Plasma etcher and perform oxygen descum for
15 seconds at 250 watts.
7. Post-etch, remove photoresist by placing wafer on Solitec spinner at 2000 rpm,
spraying the wafer with acetone followed by isopropyl alcohol. This step may be
performed at any stage of the process if defects occurred during photoresist
application, exposure, or development.

A.2 Furnace Recipes
During the course of fabrication, multiple furnace runs were required either to grow oxide
layers or drive in the dopants used to form the source and drain wells. These processes were done
with the Bruce Furnace, which operates through 9-step recipes that are programmed into the
machine itself. Each step requires the user to provide information for time, gasses, and
temperature. This information is included in the tables below.
The steps taken for field oxide growth correspond to a final oxide thickness of
approximately 520 nm, and can be seen in Table A–1. Note that the second stabilization period
can be increased to 30 minutes in the event that several wafers are being processed at the same
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time. The same recipe may be used to grow other thicknesses of field oxide if the wet oxygen
step time is adjusted. A starting time may be found based on the desired oxide thickness from the
oxide growth calculator which may be found at cleanroom.byu.edu. Note, however, that the time
given by the oxide calculator will need to be increased in order to compensate for the furnace not
completely reaching the programmed temperature during these cycles. Additionally, the
temperature for steps 3-6 may be increased to shorten oxide growth time.

Table A–1: Field oxide growth steps.

Step Name
“Push”
Stabilization
Ramp-Up
Stabilization
Dry Oxygen
Wet Oxygen
Ramp-Down
Stabilization
“Pull”

Step Duration
(HH:MM:SS)
00:04:00
00:00:01
00:42:00
00:20:00
00:00:01
01:05:00
01:15:00
00:00:01
00:04:00

Gasses

Temperature (°C)

Nitrogen
Nitrogen
Nitrogen
Nitrogen
Wet O2
Wet O2
Nitrogen
Nitrogen
Nitrogen

850
850
1100
1100
1100
1100
850
850
850

The dopant drive-in steps are given in Table A–2. As part of the work contained in this
research, the overall drive-in time was adjusted in an attempt to find the effect on device
performance. It was ultimately determined, however, that the 2-hour dry oxygen time and 10minute wet oxygen time was ideal to prevent the dopants from laterally diffusing to such an
extent as to make the gate length too narrow (or worse, connecting the source and drain
completely). Further investigation into optimizing this drive-in time is recommended for future
work as part of this project.
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Table A–2: Dopant drive-in recipe.

Step Name
“Push”
Stabilization
Ramp-Up
Stabilization
Dry Oxygen
Wet Oxygen
Ramp-Down
Stabilization
“Pull”

Step Duration
(HH:MM:SS)
00:04:00
00:00:01
00:34:00
00:20:00
02:00:00
00:10:00
01:00:00
00:00:01
00:04:00

Gasses

Temperature (°C)

Nitrogen
Nitrogen
Nitrogen
Nitrogen
Dry O2
Wet O2
Nitrogen
Nitrogen
Nitrogen

850
850
1050
1050
1050
1050
850
850
850

Lastly, the recipe for gate-oxide growth is given in Table A–3. A high-quality dry oxide
must be used here in order to ensure satisfactory operation of the MOSFET gate over a large
number of cycles. Again, the dry oxide time given here is for 100 nm of gate oxide, but may be
adjusted for other thicknesses as necessary (a thicker oxide will result in lower gate capacitance).

Table A–3: Gate oxide growth recipe.

Step Name
“Push”
Stabilization
Ramp-Up
Stabilization
Dry Oxygen
Wet Oxygen
Ramp-Down
Stabilization
“Pull”

Step Duration
(HH:MM:SS)
00:04:00
00:00:01
00:42:00
00:20:00
00:55:00
00:00:01
01:15:00
00:00:01
00:04:00

78

Gasses

Temperature (°C)

Nitrogen
Nitrogen
Nitrogen
Nitrogen
Dry O2
Nitrogen
Nitrogen
Nitrogen
Nitrogen

850
850
1100
1100
1100
1100
850
850
850

